Modified MIPS Processor (Cadence)
32-bit simplified MIPS-style processor with thirteen instructions, implemented in Cadence for a VLSI laboratory sessional.
32-bit simplified MIPS-style processor with thirteen instructions, implemented in Cadence for a VLSI laboratory sessional.